An implementation and comparison repository for digital logic gates and comparator blocks across multiple CMOS design styles and QCA representations.

This repository contains the static CMOS transistor-level design of all six fundamental logic gates, developed as part of hands-on learning and practice in VLSI and digital IC design. Each gate is implemented using proper pull-up (PMOS) and pull-down (NMOS) networks.