My implementation of CD54HC194 shift register 4-bit and 24-bit (using six 4-bit components). Designs were simulated with Intel Quartus Prime Software and implemented on Altera MAX 10 FPGA. The present work was a semester project in Digital Systems Design class
