decoder_encoder/decoder.xdc at master · succulentxb/decoder_encoder · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
# Nexys4 Pin Assignments
############################
# On-board Slide Switches  #
############################
set_property PACKAGE_PIN J15 [get_ports in[0]]
set_property IOSTANDARD LVCMOS33 [get_ports in[0]]
set_property PACKAGE_PIN L16 [get_ports in[1]]
set_property IOSTANDARD LVCMOS33 [get_ports in[1]]
set_property PACKAGE_PIN M13 [get_ports in[2]]
set_property IOSTANDARD LVCMOS33 [get_ports in[2]]
#set_property PACKAGE_PIN R15 [get_ports swt[3]]
#set_property IOSTANDARD LVCMOS33 [get_ports swt[3]]
#set_property PACKAGE_PIN R17 [get_ports swt[4]]
#set_property IOSTANDARD LVCMOS33 [get_ports swt[4]]
#set_property PACKAGE_PIN T18 [get_ports swt[5]]
#set_property IOSTANDARD LVCMOS33 [get_ports swt[5]]
#set_property PACKAGE_PIN U18 [get_ports swt[6]]
#set_property IOSTANDARD LVCMOS33 [get_ports swt[6]]
#set_property PACKAGE_PIN R13 [get_ports swt[7]]
#set_property IOSTANDARD LVCMOS33 [get_ports swt[7]]

############################
# On-board led             #
############################
set_property PACKAGE_PIN H17 [get_ports led[0]]
set_property IOSTANDARD LVCMOS33 [get_ports led[0]]
set_property PACKAGE_PIN K15 [get_ports led[1]]
set_property IOSTANDARD LVCMOS33 [get_ports led[1]]
set_property PACKAGE_PIN J13 [get_ports led[2]]
set_property IOSTANDARD LVCMOS33 [get_ports led[2]]
set_property PACKAGE_PIN N14 [get_ports led[3]]
set_property IOSTANDARD LVCMOS33 [get_ports led[3]]
set_property PACKAGE_PIN R18 [get_ports led[4]]
set_property IOSTANDARD LVCMOS33 [get_ports led[4]]
set_property PACKAGE_PIN V17 [get_ports led[5]]
set_property IOSTANDARD LVCMOS33 [get_ports led[5]]
set_property PACKAGE_PIN U17 [get_ports led[6]]
set_property IOSTANDARD LVCMOS33 [get_ports led[6]]
set_property PACKAGE_PIN U16 [get_ports led[7]]
set_property IOSTANDARD LVCMOS33 [get_ports led[7]]


#clock signal
#set_property PACKAGE_PIN E3 [get_ports CLK100MHZ]
#set_property IOSTANDARD LVCMOS33 [get_ports CLK100MHZ]

#create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {CLK100MHZ}];